ESE 345 Spring 2021

Computer Architecture

1. Course Staff and Office Hours

Instructor: Ryan Thielke

ryan.thielke@stonybrook.edu

Lectures: MW 6:05-7:25pm

Earth & Space 131

Office Hours: MW 4:00-5:45pm

Light Engineering Room 258A

Or by Appointment

TAs: TBD

2. Course Description

This course focuses on the fundamental techniques of designing and evaluating modern computer architectures and tradeoffs present at the hardware/software boundary. The emphasis is on instruction set design, processor design, memory and parallel processing. Students will undertake a design project using a hardware description language and modern CAD tools.

Prerequisites: ESE 280 and ESE 382

Credits: 3

3. Textbook

David A. Patterson and John L. Hennessy "Computer Organization & Design The Hardware/Software Interface," Fifth Edition by David A. Patterson and John L. Hennessy, 2014 by Elsevier Inc. ISBN:978-0-12-407726-3

4. Course Learning Objectives

To give students in-depth understanding of modern digital computer systems and tradeoffs present at the hardware-software interface. Based on that knowledge, they will be able to design principal processor components by applying the following design steps: definition of an instruction set architecture, cost/performance trade-offs, and gate-level and VHDL/Verilog design and implementation with modern CAD tools.

5. Student Learning Outcomes

Upon completion of this course, students will learn: 1) computer performance and instruction set design principles, 2) MIPS architecture and basics of assembly language programming, 3) integer and floating-point arithmetic, 4) processor, caches, and memory design, and 5) use of VHDL/Verilog languages in the processor design and verification.

	Student Outcomes	% contribution
1.	an ability to identify, formulate, and solve complex engineering problems by applying principles of engineering, science, and mathematics.	70
2.	an ability to apply engineering design to produce solutions that meet specified needs with consideration of public health, safety, and welfare, as well as global, cultural, social, environmental, and economic factors.	30
3.	an ability to communicate effectively with a range of audiences.	
4.	an ability to recognize ethical and professional responsibilities in engineering situations and make informed judgements, which must consider the impact of engineering solutions in global, economic, environmental, and societal contexts.	
5.	an ability to function effectively on a team whose members together provide leadership, create a collaborative and inclusive environment, establish goals, plan tasks, and meet objectives.	
6.	an ability to develop and conduct appropriate experimentation, analyze and interpret data, and use engineering judgement to draw conclusions.	
7.	an ability to acquire and apply new knowledge as needed, using appropriate learning strategies.	

6. Schedule

Week 1	Introduction, Technology Overview, History of Digital Computers, CPU Performance
Week 2	Instruction Set Design, Introduction to MIPS Instruction Set Architecture
Week 3	MIPS Instruction Set Architecture, MARS Simulator
Week 4	MIPS Functions, Design Process, Adders
Week 5	Multiply, Divide, Shift, Floating Point
Week 6	Floating Point Algorithms, Single Instruction Multiple Data Instructions/Project Intro
Week 7	Compile/Assembly/Linking Programs, Midterm 1
Week 8	Single Cycle Processors
Week 9	Single Cycle Processors, Multicycle Processors
Week 10	Multicycle Processors, Intro to Pipelined Processors
Week 11	Pipelined Processors
Week 12	Cache, Virtual Memory, TLB
Week 13	Memory Technology, Multithreading
Week 14	Midterm 2
Week 15	Project Presentations

7. Assignments

Homework Assignments

Homework Assignments will be issued roughly bi-weekly All homework assignments must be submitted to the TA

Project

Part 1 (VHDL/Verilog ALU operations) due October 25 (tentative) Part 2 (Full Pipeline) due November 29

Please email submissions to both Instructor and TA

Collaboration Policy

Homework assignments are to be completed individually. You may *discuss* them with your classmates. However, you must write up your own solution individually without any help from any other person.

8. Grading

Your grade will be based on homework assignments, two midterm exams, and a project.

Homework Assignments	14%
Midterm Exam 1	32%
Midterm Exam 2	32%
Project	22%

Submissions of both midterms & project are required for every student in this class!

9. Academic Honesty

Any academic dishonesty on a written homework or lab will result in a zero grade for the assignment for all parties involved.

All exam work must be entirely your own with no collaboration or outside materials/information. Any academic dishonesty on the midterm exams or the project will result in failing the course. The case will be submitted to the College of Engineering's Committee on Academic Standing and Appeals.

10. Student Accessibility Support Statement

If you have a physical, psychological, medical, or learning disability that may impact your course work, please contact the Student Accessibility Support Center, 128 ECC Building, (631) 632-6748, or at sasc@stonybrook.edu. They will determine with you what accommodations are necessary and appropriate. All information and documentation is confidential.

11. Academic Integrity Statement

Each student must pursue their academic goals honestly and be personally accountable for all submitted work. Representing another person's work as your own is always wrong. Faculty is required to report any suspected instances of academic dishonesty to the Academic Judiciary. Faculty in the Health Sciences Center (School of Health Technology & Management, Nursing, Social Welfare, Dental Medicine) and School of Medicine are required to follow their school-specific procedures. For more comprehensive information on academic integrity, including categories of academic dishonesty please refer to the academic judiciary website at http://www.stonybrook.edu/commcms/academic_integrity/index.html

12. Critical Incident Management Statement

Stony Brook University expects students to respect the rights, privileges, and property of other people. Faculty are required to report to the Office of University Community Standards any disruptive behavior that interrupts their ability to teach, compromises the safety of the learning environment, or inhibits students' ability to learn. Faculty in the HSC Schools and the School of Medicine are required to follow their school-specific procedures. Further information about most academic matters can be found in the Undergraduate Bulletin, the Undergraduate Class Schedule, and the Faculty-Employee Handbook.